Combining Software and Hardware Test Generation Methods to Verify VHDL Models

Authors

  • Vacius Jusas
  • Tomas Neverdauskas

DOI:

https://doi.org/10.5755/j01.itc.42.4.4261

Keywords:

Finite state machines, control flow graphs, hardware verification, test generation

Abstract

Verification is an important part of the chip design process. Design is usually represented in hardware description language (HDL). Contemporary HDLs have constructs that are characteristic to software programs. Therefore, the methods to automatically generate test for software programs can be applied to generate test for HDL models. One of such methods is symbolic execution. We present a framework to generate test benches for HDL models. The framework combines the methods of symbolic execution and control flow graph, which are usually used in the context of software programs, with finite state machine that is characteristic for HDL models. The framework is implemented in Python programming language. We experimented with ITC’99 benchmark suite and compared the performance of our framework with similar research. Our obtained results outperformed the results taken from similar research.

DOI: http://dx.doi.org/10.5755/j01.itc.42.4.4261

Downloads

Published

2013-12-12

Issue

Section

Articles